

**THOMPSON & KNIGHT L.L.P.**

**1700 Pacific Avenue, Suite 3300**

**Dallas, Texas 75201-4693**

**Telephone: (214) 969-1700**

**Facsimile: (214) 969-1751**

Direct Dial: (214) 969-1749

email: [james.murphy@tklaw.com](mailto:james.murphy@tklaw.com)

**FACSIMILE COVER LETTER**

**TO:** United States Patent & Trademark Office  
Examiner: M. Ton

**FROM:** James J. Murphy

**SUBJECT:** formal drawings

**DATE:** March 8, 2005

**CLIENT/FILE #** 021615.500081

**FACSIMILE NO.:** (571) 273-1754

No. of Pages 25

ATTORNEY DOCKET NO.  
1111-CA. (formerly 50426-070)

PATENT  
Ser. No. 09/695,706

**IN THE UNITED STATES PATENT & TRADEMARK OFFICE**

Applicant: Axel Thomsen

Serial No. 09/695,706

Filing Date: October 25, 2000

Title: **TECHNIQUES FOR SIGNAL MEASUREMENT USING A  
CONDITIONALLY STABLE AMPLIFIER**

Confirm No.: 1505

Group Art Unit: 2816

Examiner: M. Ton


Commissioner for Patents  
P. O. Box 1450  
Alexandria, Virginia 22313-1450

**VIA FACSIMILE - (571) 273-1754**

**TRANSMITTAL OF FORMAL DRAWINGS**

Transmitted herewith are twenty-three (23) sheets of formal drawings (one of which is a replacement sheet) to be substituted for the drawings filed November 24, 2004 in connection with the above-identified application for patent.

Respectfully submitted,  
THOMPSON & KNIGHT LLP  
Attorneys for Applicant

By:   
James J. Murphy  
Reg. No. 34,503

1700 Pacific Avenue, Suite 3300  
Dallas, Texas 75201-4693  
Telephone: (214) 969-1749  
Facsimile: (214) 969-1751  
Date: November 24, 2004

021615 500081 DALLAS 1858205.1

REPLACEMENT  
SHEET

1/23




FIG. 1.1





FIG. 1.2

**3/23****FIG. 1.3**

4/23






FIG. 1.4





6/23






7/23



**8/23**


$$V_{IN} = \text{CONSTANT}$$


$$V_{OUT} > V_x$$

**FIG. 2.2**

$$V_{IN} = \text{CONSTANT}$$

$$V_{OUT} < V_x$$

**FIG. 2.3**

**9/23****FIG. 2.4**

10/23





FIG. 2.5



11/23



FIG. 2.6





FIG. 2.7



FIG. 2.8

**12/23****FIG. 3.1**



**13/23**

$A_{j+1}$	$A_j$	Operation
0	0	$R_j = R_{j-1} / 4$
0	1	$R_j = (R_{j-1} + B) / 4$
1	0	$R_j = (R_{j-1} + 2B) / 4$
1	1	$R_j = (R_{j-2} + 3B) / 4$

**FIG. 3.2**  
**(Prior Art)**

$C_{in}$	$A_{j+1}$	$A_j$	Operation	$C_{out}$
0	0	0	$R_j = R_{j-1} / 4$	0
0	0	1	$R_j = (R_{j-1} + B) / 4$	0
0	1	0	$R_j = (R_{j-1} + 2B) / 4$	0
0	1	1	$R_j = (R_{j-2} - 3B) / 4$	1
1	0	0	$R_j = (R_{j-1} + B) / 4$	0
1	0	1	$R_j = (R_{j-1} + 2B) / 4$	0
1	1	0	$R_j = (R_{j-1} - B) / 4$	0
1	1	1	$R_j = (R_{j-1}) / 4$	1

**FIG. 3.3**  
**(Prior Art)**

**14/23***Example 1***FIG. 3.4***Example 2***FIG. 3.5**



15/23




FIG. 4.1

16/23

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	ARA	CS1	CS0	R/W	RSB2	RSB1	RSB0
BIT	NAME	VALUE FUNCTION					
D7	COMMAND Bit, C	0	Must be logic 0 for these commands.				
		1	These commands are invalid if this bit is logic 1.				
D6	Access Registers as Arrays, ARA	0	Ignore this function.				
		1	Access the respective registers, offset, gain, or channel-setup, as an array registers. The particular registers accessed are determined by the RS bits. The register are accessed MSB first with physical channel 0 accessed first followed by physical channel 1 next and so forth.				
D5-D4	Channel Select Bits, CS1-CS0	00	CS1-CS0 provide the address of one of the two (four for CS5533/34) physical input channels. These bits are also used to access the calibration registers associated with the respective physical input channel. Note that these bits are ignored when reading data register.				
		01					
		10					
		11					
D3	Read/Write, R/W	0	Write to selected register.				
		1	Read from selected register.				
D2-D0	Register Select Bit, RSB3-RSB0	000	Reserved				
		001	Offset Register				
		010	Gain Register				
		011	Configuration Register				
		100	Conversion Data Register (Read Only)				
		101	Channel-Setup Registers				
		110	Reserved				
		111	Reserved				

FIG. 4.2

17/23

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
1	MC	CSRP2	CSRP1	CSRP0	CC2	CC1	CC0

# | BIT | NAME | VALUE FUNCTION | |-----|------|----------------| |-----|------|----------------|

D7	COMMAND Bit, C	0 These commands are invalid if this bit is logic 0. 1 Must be logic 1 for these commands.
----	----------------	---

D6	Multiple Conversions, MC	0 Perform fully settled single conversions. 1 Perform conversions continuously.
----	--------------------------	--

D5-D3	Channel Setup Register Pointer Bits, CSRP	000 These bits are used as pointers to the Channel-Setup registers. Either a single conversion or continuous conversions are performed on the channel setup register pointed to by these bits. ... 111
-------	---	--

D2-D0	Conversion/Calibration Bits, CC2-CC0	000 Normal Conversion 001 Self-Offset Calibration 010 Self-Gain Calibration 011 Reserved 100 Reserved 101 System-Offset Calibration 110 System-Gain Calibration 111 Reserved
-------	--------------------------------------	---

FIG. 4.3

18/23




FIG. 4.4

19/23




FIG. 4.5

20/23




FIG. 4.6

21/23





FIG. 5.1





**23/23****FIG. 6.2**